

In-Pixel Computing for the Extreme-Edge



Ajey Jacob

Director | Application Specific Intelligent Computing Lab (ASIC Lab)



Ajey@isi.edu


Information Sciences Institute (www.isi.edu)

University of Southern California (www.usc.edu)

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.




State of the art vision sensors are SWAP constrained



The segregation of '**Sensing**', '**Memory**' and '**Compute**' creates Energy, Throughput, and Bandwidth Bottleneck.

In-Pixel Technology efficiently Balances Compute Energy, Data Movement, and Accuracy

Weight Embedded Pixel




Re-purposed Column Parallel ADCs

Massively parallel in-pixel Analog Multibit Convolution Operation


Hardware maps all the computational aspects of the first few layers of CNN inside sensor, minimizing data transfer for Neuron-Ready Processing

In-Pixel Compute Analogy with Bio-vision



In-PIXEL Processing is a Bio inspired solutions to address the sensing-computing bottleneck


Representative illustration of a stacked in-pixel hardware design




3D Heterogeneous Integration: Achieving high-density pixels with State-of-the-art performance through high volume manufacturing

In-Pixel Experimental Demonstration


In-Pixel Frontend Circuit Emulation



In-Pixel Backend FPGA




Output Video



Input Dataset


Front-end Sensor

- 1 Curve Fitting
- 2 Quantized ReLU
- 3 Batch Norm.
- 3 Pooling



In-Pixel Power, Performance & Area

Results



Baseline Performance



In-Pixel Accelerated Global Tracking Transformers



21.29x Improvement in Energy Delay Product over Baseline

In-Pixel Accelerated with 5% Noise



Only 0.1% mIDF1 score reduction during inference

In-Pixel Intelligent Frame Skipping

Baseline



In-Pixel Intelligent
Frame Skipping



13.3x Speedup with In-Pixel Intelligent Frame Skipping

Significant bandwidth reduction at SOTA accuracy

12x

Visual
Tiny ML




Complex Image
Recognition

8x



10x

Hyperspectral
Imaging




13x

Multi-object
Tracking



Event-Driven Neuromorphic
Tasks (DVS Cameras)



2x

In-Pixel processing enables a wide range of SWaP constrained complex Machine Learning tasks at the Extreme-Edge

In-PIXELS Team Members

Frontend In-Pixel design



Dr. Ajey Jacob (PI)

**Dr. Akhilesh Jaiswal
(Co-PI)**

**Hardware
Demonstration**

**In-Pixel Circuit
Architecture**

Backend Neural Network design



**Dr. Peter Beerel
(Co-PI)**

**Dr. Wael Abd-Almageed
(Significant Contributor)**

**Dr. Andrew Schmidt
(Significant Contributor)**

**NN Algorithm-
Hardware Co-design**

**Backend Multi-object
Detection and Tracking**

**FPGA Implementation
and Demonstration**

THANK YOU

